Skip to content

Reduce flash usage and fix PLL handling after >100 MHz outputs (#65) #105

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
NT7S merged 6 commits into from
Oct 10, 2026
Merged

Reduce flash usage and fix PLL handling after >100 MHz outputs (#65) #105

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
6 commits
Select commit Hold shift + click to select a range
51e6650
Reduce flash usage without changing the public API
NT7S Oct 6, 2026
d052ddd
Reset PLL when a multisynth leaves divide-by-4 mode
NT7S Oct 8, 2026
9d086d2
Re-plan PLL when a <=100 MHz output would need an MS ratio below 8
NT7S Oct 9, 2026
34c486c
Issue a single PLL reset when re-planning a PLL
NT7S Oct 9, 2026
b8f7988
Move a <=100 MHz output to the other PLL when its PLL is held
NT7S Oct 9, 2026
43c6266
Bump version to 2.3.0
NT7S Oct 10, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 9 additions & 0 deletions README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -711,6 +711,15 @@ This library does not currently support the spread spectrum function of the Si53
Changelog
---------

* v2.3.0

* Reduce flash usage by roughly 0.6 to 3 KB on AVR (depending on which features a sketch uses) with no change to the public API
* Remove heap allocation (new/delete) when writing PLL, Multisynth, and VCXO registers
* Fix no output after a Multisynth leaves divide-by-4 mode (above 150 MHz) without a PLL reset (#65)
* Re-plan the PLL when a frequency of 100 MHz or less would need a Multisynth ratio below 8
* Move an output of 100 MHz or less to the other PLL when its PLL is held by an output above 100 MHz
* Issue only one PLL reset per re-plan

* v2.2.0

* Fix "Si5351 init does not initialize the ref freq nor corr entries for clkin", thanks to conr2286
Expand Down
2 changes: 1 addition & 1 deletion library.json
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@
"maintainer": true
}
],
"version": "2.2.0",
"version": "2.3.0",
"frameworks": "arduino",
"platforms": "*"
}
2 changes: 1 addition & 1 deletion library.properties
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
name=Etherkit Si5351
version=2.2.0
version=2.3.0
author=Jason Milldrum <milldrum@gmail.com>
maintainer=Jason Milldrum <milldrum@gmail.com>
sentence=A full-featured library for the Si5351 series of clock generator ICs from Silicon Labs
Expand Down
Loading
Loading