Modular hardware build system
Python 1.2k 137
SiliconCompiler Design Gallery
Verilog 80 12
A modular hardware abstraction library
Python 53 8
A library of open PDK packages
SourcePawn 137 18
Demo SoC for SiliconCompiler.
SystemVerilog 64 10
A configurable RTL to bitstream FPGA toolchain
Python 65 10
Library of FPGA architectures
Yosys Open SYnthesis Suite
Loading…
There was an error while loading. Please reload this page.