Repository navigation

fix: allow CircuitPython UART construction without parity - #317

Open

YashAnand69 wants to merge 2 commits into

fossasia:mainfrom

YashAnand69:fix/busio-uart-default-parity

Open

fix: allow CircuitPython UART construction without parity#317
YashAnand69 wants to merge 2 commits into
fossasia:mainfrom
YashAnand69:fix/busio-uart-default-parity

Commits on Oct 11, 2026
- fix: allow CircuitPython UART construction without parity
  YashAnand69
  committed
  436531d
- test: cover UART parity and stop-bit configuration
  YashAnand69
  committed
  cb2ac29